

UNITED STATES PATENT AND TRADEMARK OFFICE

M

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/799,743	03/15/2004	Kazuhiro Masuda	119096	9229
25944	7590 12/02/2005		EXAMINER	
OLIFF & BI P.O. BOX 19	ERRIDGE, PLC 928	DICKEY, THOMAS L		
ALEXANDRIA, VA 22320			ART UNIT	PAPER NUMBER
			2826	
			DATE MAILED: 12/02/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application No.	Applicant(s)			
Office Action Summary		10/799,743	MASUDA, KAZUHIRO			
		Examiner	Art Unit			
		Thomas L. Dickey	2826			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
THE - Exte after - If th - If NO - Failt Any	MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a reply poperiod for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
2a)⊠	Responsive to communication(s) filed on <u>08 Sec</u> This action is FINAL . 2b) This Since this application is in condition for allowant closed in accordance with the practice under E.	action is non-final. ace except for formal matters, pro				
Disposit	ion of Claims					
5) <u>□</u> 6)⊠	· <u> </u>					
Applicati	on Papers					
10)⊠	The specification is objected to by the Examiner The drawing(s) filed on 15 March 2004 is/are: a Applicant may not request that any objection to the deplacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Example 1.	n)⊠ accepted or b)⊡ objected to Irawing(s) be held in abeyance. See on is required if the drawing(s) is obje	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau see the attached detailed Office action for a list of	have been received. have been received in Application ty documents have been received (PCT Rule 17.2(a)).	on No d in this National Stage			
Attachmen	(s)					
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:	e			

Art Unit: 2826

DETAILED ACTION

1. The amendment filed on 09/08/2005 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1,2, and 5-9 are rejected under 35 U.S.C. 102(b) as being anticipated by KURASHIMA ET AL. (2002/0017710).

Kurashima et al. discloses an electronic instrument comprising a circuit board comprising a plurality of semiconductor devices which are stacked, each of the semiconductor devices being electrically connected through the conductive members 28, and each comprising a substrate 10; an electrode 14, the electrode 14 being formed on the substrate 10; a through-hole 18 being formed through the electrode 14 and the substrate 10 in a stacking direction of the electrode 14 and the substrate 10; a conductive member 28 being inserted into the through-hole 18; an insulating material 22 being disposed between the electrode 14 and the conductive member 28, the insulating material 22 (note, paragraph 0131, that part #22 designates an insulator that is formed over the substrate 10 and inside through hole 18, including where through hole 18

Art Unit: 2826

passes through electrode 14) including a wall portion (note, figure 3, that the wall portion extends to the top of plate 16, higher than electrode 14) located higher than at least the electrode 14; and at least an interlayer dielectric 22 (note, paragraph 0131, that Kurashima et al. uses part # 22 to designate dielectric insulators in two different places) being formed between the substrate 10 and the electrode 14, the through-hole 18 being formed in the interlayer dielectric 22, and surfaces of the interlayer dielectric 22 and substrate 10 in the through-hole 18 are formed to have a level difference in a boundary area between the substrate 10 and the interlayer dielectric 22; the conductive member 28 being formed over the wall portion of the insulating material 22 from the through-hole 18 and the conductive member 28 being connected with the electrode 14, wherein the insulating material 22 is formed to cover an upper surface of the electrode 14 and a surface in the through-hole 18, and includes a connection hole (note figure 5) for connecting at least the electrode 14 with the conductive member 28 at a position differing from the through-hole 18, the wall portion being disposed between the connection hole and the through-hole 18, the conductive member 28 functions as a connection terminal which secures electrical connection in an axial direction of the through-hole 18, and a part of the conductive member 28 projects outward from the through-hole 18 on a side of the substrate 10 opposite to a side on which the electrode 14 is formed. Note figures 2A, 2B, 3, 5, and paragraphs 0115-0124 and 0131 of Kurashima et al.

Application/Control Number: 10/799,743 Page 4

Art Unit: 2826

Response to Arguments

3. Applicant's arguments with respect to claims 1,2, and 5-9 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thomas L. Dickey Patent Examiner Art Unit 2826

Page 5

11/05